



William Stallings Computer Organization and Architecture 9th Edition

Chapter 3

A Top-Level View of Computer Function and Interconnection

Computer Components

- Contemporary computer designs are based on concepts developed by John von Neumann at the Institute for Advanced Studies, Princeton
- Referred to as the von Neumann architecture and is based on three key concepts:
 - Data and instructions are stored in a single read-write memory
 - The contents of this memory are addressable by location, without regard to the type of data contained there
 - Execution occurs in a sequential fashion (unless explicitly modified) from one instruction to the next

Hardwired program

The result of the process of connecting the various components in the desired configuration

Hardware and Software Approaches



(b) Programming in software

Figure 3.1 Hardware and Software Approaches

Software I/O Components







Figure 3.2 Computer Components: Top-Level View

Computer

Components:

Top Level View

Basic Instruction Cycle



Figure 3.3 Basic Instruction Cycle

Fetch Cycle

At the beginning of each instruction cycle the processor fetches an instruction from memory

- The program counter (PC) holds the address of the instruction to be fetched next
- The processor increments the PC after each instruction fetch so that it will fetch the next instruction in sequence
- The fetched instruction is loaded into the instruction register (IR)
- The processor interprets the instruction and performs the required action

Action Categories



Program Counter (PC) = Address of instruction Instruction Register (IR) = Instruction being executed Accumulator (AC) = Temporary storage

(c) Internal CPU registers

0001 = Load AC from Memory 0010 = Store AC to Memory 0101 = Add to AC from Memory

(d) Partial list of opcodes

Figure 3.4 Characteristics of a Hypothetical Machine

Example of Program Execution

しいと言いて、「「「「「「」」」、「」」、「」」、「」」、「」」、「」」、「」」、「」」、	Memory CPU Registers 300 1 9 4 0 301 5 9 4 1 3 0 PC 301 5 9 4 1 9 4 0 AC 302 2 9 4 1 9 4 0 IR 940 0 0 0 3 0 0 I 9 4 0 IR 940 0 0 0 2 Step 1 I	Memory CPU Registers 300 1 9 4 0 301 5 9 4 1 3 0 1 PC 301 5 9 4 1 0 0 3 AC 302 2 9 4 1 9 4 0 IR 940 0 0 0 2 9 4 1 9 4 0 IR 940 0 0 0 2 9 4 1 9 4 0 IR 940 0 0 0 2 5
「「「「「「」」」、「「」」、「」」、「」」、「」」、「」」、「」」、「」」、	Memory CPU Registers 300 1 9 0 3 0 1 PC 301 5 9 4 1 0 0 0 3 AC 302 2 9 4 1 5 9 4 1 IR 940 0 0 0 2 9 4 1 IR 940 0 0 0 2 9 4 1 IR 940 0 0 0 2 5 9 4 1 IR 941 0 0 2 5 5 5 9 4 1 IR Step 3 5 5 5 5 5 5 5 5 5 5 5 1 IR 1 1 1 1 1 1 1 1 1 1 1 1 1 1 </th <th>Memory CPU Registers 300 1 9 4 0 301 5 9 4 1 302 2 9 4 1 0 0 5 AC 5 9 4 1 R 3 + 2 = 5 9 940 0 0 0 2 3 + 2 = 5 9 4 1 R 3 + 2 = 5 9 4 1 R 3 + 2 = 5 9 4 1 R 3 + 2 = 5 9 4 1 R 3 + 2 = 5 9 4 1 R 3 + 2 = 5 9 4 1 R 3 + 2 = 5 9 4 1 R 3 + 2 = 5 9 4 1 1 R 3 + 2 = 5 9 4 1</th>	Memory CPU Registers 300 1 9 4 0 301 5 9 4 1 302 2 9 4 1 0 0 5 AC 5 9 4 1 R 3 + 2 = 5 9 940 0 0 0 2 3 + 2 = 5 9 4 1 R 3 + 2 = 5 9 4 1 R 3 + 2 = 5 9 4 1 R 3 + 2 = 5 9 4 1 R 3 + 2 = 5 9 4 1 R 3 + 2 = 5 9 4 1 R 3 + 2 = 5 9 4 1 R 3 + 2 = 5 9 4 1 1 R 3 + 2 = 5 9 4 1
ションドー レービング・ション・ション	Memory CPU Registers 300 1 9 4 0 301 5 9 4 1 0 0 0 5 AC 302 2 9 4 1 TR 2 9 4 1 IR 940 0 0 0 3 1 IR 1 IR 940 0 0 0 2 1 IR 1 1 1 940 0 0 0 2 1 IR 1	Memory CPU Registers 300 1 9 4 0 301 5 9 4 1 302 2 9 4 1 940 0 0 0 5 941 0 0 5 4 Step 6 5 5 5

Figure 3.5 Example of Program Execution (contents of memory and registers in hexadecimal)

Instruction Cycle State Diagram



Figure 3.6 Instruction Cycle State Diagram

Classes of Interrupts

Program	Generated by some condition that occurs as a result of an instruction execution, such as arithmetic overflow, division by zero, attempt to execute an illegal machine instruction, or reference outside a user's allowed memory space.	
Timer	Generated by a timer within the processor. This allows the operating system to perform certain functions on a regular basis.	
I/O	Generated by an I/O controller, to signal normal completion of an operation, request service from the processor, or to signal a variety of error conditions.	
Hardware failure	Generated by a failure such as power failure or memory parity error.	

Program Flow Control



X = interrupt occurs during course of execution of user program

Figure 3.7 Program Flow of Control Without and With Interrupts

Transfer of Control via Interrupts



Figure 3.8 Transfer of Control via Interrupts

Instruction Cycle With Interrupts



Figure 3.9 Instruction Cycle with Interrupts



Program Timing: Short I/O Wait

(a) Without interrupts

Figure 3.10 Program Timing: Short I/O Wait





(1)

(b) With interrupts

I/O operation concurrent with processor executing; then processor waits

I/O operation concurrent with processor executing; then processor waits Program Timing: Long I/O Wait

(a) Without interrupts

Figure 3.11 Program Timing: Long I/O Wait

Instruction Cycle State Diagram With Interrupts



Figure 3.12 Instruction Cycle State Diagram, With Interrupts



Multiple Interrupts

Transfer of Control

(b) Nested interrupt processing

Figure 3.13 Transfer of Control with Multiple Interrupts

+ Time Sequence of Multiple Interrupts



Ex

am

Figure 3.14 Example Time Sequence of Multiple Interrupts

I/O Function

I/O module can exchange data directly with the processor

- Processor can read data from or write data to an I/O module
 - Processor identifies a specific device that is controlled by a particular I/O module
 - I/O instructions rather than memory referencing instructions
- In some cases it is desirable to allow I/O exchanges to occur directly with memory
 - The processor grants to an I/O module the authority to read from or write to memory so that the I/O memory transfer can occur without tying up the processor
 - The I/O module issues read or write commands to memory relieving the processor of responsibility for the exchange
 - This operation is known as direct memory access (DMA)



╉

Computer Modules



The interconnection structure must support the following types of transfers:



Data Bus

- Data lines that provide a path for moving data among system modules
- May consist of 32, 64, 128, or more separate lines
- The number of lines is referred to as the width of the data bus
- The number of lines determines how many bits can be transferred at a time
- The width of the data bus is a key factor in determining overall system performance



Address Bus

Control Bus



- If the processor wishes to read a word of data from memory it puts the address of the desired word on the address lines
- Width determines the maximum possible memory capacity of the system
- Also used to address I/O ports
 - The higher order bits are used to select a particular module on the bus and the lower order bits select a memory location or I/O port within the module

- Used to control the access and the use of the data and address lines
- Because the data and address lines are shared by all components there must be a means of controlling their use
- Control signals transmit both command and timing information among system modules
- Timing signals indicate the validity of data and address information
- Command signals specify operations to be performed

Bus Interconnection Scheme



Figure 3.16 Bus Interconnection Scheme







(b) High-Performance Architecture

Figure 3.17 Example Bus Configurations

Bus Conf igura tions

Elements of Bus Design

Туре

Dedicated Multiplexed Method of Arbitration Centralized Distributed Timing Synchronous Asynchronous

Bus Width Address Data Data Transfer Type Read Write Read-modify-write Read-after-write Block



Timing of Synchronous Bus Operations

Figure 3.18 Timing of Synchronous Bus Operations



(b) System bus write cycle

Timing of Asynchronous Bus Operations

Figure 3.19 Timing of Asynchronous Bus Operations

Point-to-Point Interconnect

+

Quick Path Interconnect

Introduced in 2008

- Multiple direct connections
 - Direct pairwise connections to other components eliminating the need for arbitration found in shared transmission systems

Layered protocol architecture

These processor level interconnects use a layered protocol architecture rather than the simple use of control signals found in shared bus arrangements

Packetized data transfer

Data are sent as a sequence of packets each of which includes control headers and error control codes



QPI



Multicore Configuration Using QPI

Figure 3.20 Multicore Configuration Using QPI

QPI Layers



Figure 3.21 QPI Layers

Physical Interface of the Intel QPI Interconnect



Figure 3.22 Physical Interface of the Intel QPI Interconnect



Figure 3.23 QPI Multilane Distribution

QPI Link Layer

- Performs two key functions: flow control and error control
 - Operate on the level of the flit (flow control unit)
 - Each flit consists of a 72bit message payload and an 8-bit error control code called a cyclic redundancy check (CRC)

- Flow control function
 - Needed to ensure that a sending QPI entity does not overwhelm a receiving QPI entity by sending data faster than the receiver can process the data and clear buffers for more incoming data
 - Error control function
 - Detects and recovers from bit errors, and so isolates higher layers from experiencing bit errors

QPI Routing and Protocol Layers

Routing Layer

- Used to determine the course that a packet will traverse across the available system interconnects
- Defined by firmware and describe the possible paths that a packet can follow

Protocol Layer

- Packet is defined as the unit of transfer
- One key function performed at this level is a cache coherency protocol which deals with making sure that main memory values held in multiple caches are consistent
- A typical data packet payload is a block of data being sent to or from a cache.

Peripheral Component Interconnect (PCI)

A popular high bandwidth, processor independent bus that can function as a mezzanine or peripheral bus

Delivers better system performance for high speed I/O subsystems

PCI Special Interest Group (SIG)

Created to develop further and maintain the compatibility of the PCI specifications

PCI Express (PCIe)

- Point-to-point interconnect scheme intended to replace bus-based schemes such as PCI
- Key requirement is high capacity to support the needs of higher data rate I/O devices, such as Gigabit Ethernet
- Another requirement deals with the need to support time dependent data streams

PCIe Configuration



Figure 3.24 Typical Configuration Using PCIe

PCIe Protocol Layers

+



Figure 3.25 PCIe Protocol Layers



PCIe Multilane Distribution

Figure 3.26 PCIe Multilane Distribution



PCIe Transmit and Receive Block Diagrams

Figure 3.27 PCIe Transmit and Receive Block Diagrams

PCle

Transaction Layer (TL)



- Receives read and write requests from the software above the TL and creates request packets for transmission to a destination via the link layer
- Most transactions use a split transaction technique
 - A request packet is sent out by a source PCIe device which then waits for a response called a *completion* packet

- TL messages and some write transactions are posted transactions (meaning that no response is expected)
- TL packet format supports 32-bit memory addressing and extended 64bit memory addressing

The TL supports four address spaces:

Memory

The memory space includes system main memory and PCIe I/O devices

 Certain ranges of memory addresses map into I/O devices

Configuration

This address space enables the TL to read/write configuration registers associated with I/O devices

I/O

This address space is used for legacy PCI devices, with reserved address ranges used to address legacy I/O devices

Message

This address space is for control signals related to interrupts, error handling, and power management

PCIe TLP Transaction Types

Address Space	TLP Type	Purpose
	Memory Read Request	Transfer data to or from a location in the system memory map.
Memory	Memory Read Lock Request	
	Memory Write Request	
1/0	I/O Read Request	Transfer data to or from a location in the system memory map for legacy devices.
1/0	I/O Write Request	
	Config Type 0 Read Request	Transfer data to or from a location in the configuration space of a PCIe device.
Configuration	Config Type 0 Write Request	
Configuration	Config Type 1 Read Request	
	Config Type 1 Write Request	
Ne	Message Request	Provides in-band messaging and event
Message	Message Request with Data	reporting.
	Completion	Returned for certain requests.
Memory, I/O,	Completion with Data	
Configuration	Completion Locked	
	Completion Locked with Data	





PCIe Protocol Data Unit Format

(a) Transaction Layer Packet

(b) Data Link Layer Packet

Figure 3.28 PCIe Protocol Data Unit Format

TLP Memory Request Format

 $\mathbf{+}$



Figure 3.29 TLP Memory Request Format

+ Summary

Chapter 3

A Top-Level View of Computer Function and Interconnection

- Computer components
- Computer function
 - Instruction fetch and execute
 - Interrupts
 - I/O function
- Interconnection structures
- Bus interconnection
 - Bus structure
 - Multiple bus hierarchies
 - Elements of bus design

- Point-to-point interconnect
 - QPI physical layer
 - QPI link layer
 - QPI routing layer
 - QPI protocol layer
- PCI express
 - PCI physical and logical architecture
 - PCIe physical layer
 - PCIe transaction layer
 - PCIe data link layer